https://www.mdu.se/

mdu.sePublications
Planned maintenance
A system upgrade is planned for 10/12-2024, at 12:00-13:00. During this time DiVA will be unavailable.
Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Game Theory Applied to Secure Clock Synchronization with IEEE 1588
Mälardalen University, School of Innovation, Design and Engineering, Embedded Systems.ORCID iD: 0000-0003-2018-0996
Mälardalen University, School of Innovation, Design and Engineering, Embedded Systems.ORCID iD: 0000-0001-6497-4099
Mälardalen University, School of Innovation, Design and Engineering, Embedded Systems.ORCID iD: 0000-0002-7159-7508
TTTech Computertechnik AG, Austria.
Show others and affiliations
2016 (English)Report (Other academic)
Place, publisher, year, edition, pages
Västerås, Sweden: Mälardalen Real-Time Research Centre, Mälardalen University , 2016.
Series
MRTC Reports, ISSN 1404-3041
National Category
Computer Systems
Identifiers
URN: urn:nbn:se:mdh:diva-31364ISRN: MDH-MRTC-309/2016-1-SEOAI: oai:DiVA.org:mdh-31364DiVA, id: diva2:915713
Projects
RetNet - The European Industrial Doctorate Programme on Future Real-Time NetworksAvailable from: 2016-03-30 Created: 2016-03-30 Last updated: 2016-04-05Bibliographically approved
In thesis
1. Securing Clock Synchronization in Industrial Heterogeneous Networks
Open this publication in new window or tab >>Securing Clock Synchronization in Industrial Heterogeneous Networks
2016 (English)Licentiate thesis, comprehensive summary (Other academic)
Abstract [en]

Today, wireless solutions for industrial networks are becoming more and more appealing since they increase flexibility and enable the use of additional wireless sensors, but also bring such advantages as mobility and weight reduction. Wired networks, on the other hand, are reliable and, more importantly, already existing in most distributed control loops. Heterogeneous networks consisting of wireless as well as wired sub-networks are gaining attention as such networks combine the advantages of both approaches. However, wireless communication links are more vulnerable to security breaches because of their broadcast nature. For this reason, industrial heterogeneous networks require a new type of security solutions, since they have different system assets and security objectives. This thesis aims to secure industrial heterogeneous networks. Such networks have real-time requirements due to interaction with some physical process, and thus have a schedule with one or more deadlines for data delivery in order to comply with the timing requirements of the application. The necessity to follow the schedule implies that all network participants should share the same notion of time and be synchronized. This fact makes clock synchronization a fundamental asset for industrial networks. The first step towards developing a security framework for industrial heterogeneous networks with real-time requirements is therefore to investigate ways of breaching clock synchronization. Once the vulnerabilities of this asset have been identified, the next step is to propose solutions to detect malicious attacks and mitigate their influence. The thesis provides a vulnerability analysis of the asset synchronization based on the widely deployed IEEE 1588 standard, and identifies a possibility to break clock synchronization through a combination of a man-in-the-middle attack and a delay attack. This attack is appealing to an adversary as it can target any network requiring synchronization. Next, several mitigation techniques, such as a relaxed synchronization condition mode, delay bounding and using knowledge of existing environmental conditions, are identified, making the network more resilient against these kinds of attacks. Finally, a network monitor aiming to detect anomalies introduced by the adversary performing attacks targeting clock synchronization is proposed as a mean to detect the delay attack. 

Place, publisher, year, edition, pages
Västerås: Mälardalen University, 2016
Series
Mälardalen University Press Licentiate Theses, ISSN 1651-9256 ; 232
National Category
Computer Sciences
Research subject
Computer Science
Identifiers
urn:nbn:se:mdh:diva-31376 (URN)978-91-7485-258-5 (ISBN)
Presentation
2016-05-18, Kappa, Mälardalens högskola, Västerås, 13:15 (English)
Opponent
Supervisors
Available from: 2016-04-05 Created: 2016-04-04 Last updated: 2018-01-10Bibliographically approved

Open Access in DiVA

No full text in DiVA

Authority records

Lisova, ElenaUhlemann, ElisabethÅkerberg, JohanBjörkman, Mats

Search in DiVA

By author/editor
Lisova, ElenaUhlemann, ElisabethÅkerberg, JohanBjörkman, Mats
By organisation
Embedded Systems
Computer Systems

Search outside of DiVA

GoogleGoogle Scholar

urn-nbn

Altmetric score

urn-nbn
Total: 154 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf