mdh.sePublications
Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Evaluating Vivado High-Level Synthesis on OpenCV Functions for the Zynq-7000 FPGA
Mälardalen University, School of Innovation, Design and Engineering.
2015 (English)Independent thesis Advanced level (degree of Master (Two Years)), 20 credits / 30 HE creditsStudent thesis
Abstract [en]

More complex and intricate Computer Vision algorithms combined with higher resolution image streams put bigger and bigger demands on processing power. CPU clock frequencies are now pushing the limits of possible speeds, and have instead started growing in number of cores. Most Computer Vision algorithms' performance respond well to parallel solutions. Dividing the algorithm over 4-8 CPU cores can give a good speed-up, but using chips with Programmable Logic (PL) such as FPGA's can give even more.

An interesting recent addition to the FPGA family is a System on Chip (SoC) that combines a CPU and an FPGA in one chip, such as the Zynq-7000 series from Xilinx. This tight integration between the Programmable Logic and Processing System (PS) opens up for designs where C programs can use the programmable logic to accelerate selected parts of the algorithm, while still behaving like a C program.

On that subject, Xilinx has introduced a new High-Level Synthesis Tool (HLST) called Vivado HLS, which has the power to accelerate C code by synthesizing it to Hardware Description Language (HDL) code. This potentially bridges two otherwise very separate worlds; the ever popular OpenCV library and FPGAs.

This thesis will focus on evaluating Vivado HLS from Xilinx primarily with image processing in mind for potential use on GIMME-2; a system with a Zynq-7020 SoC and two high resolution image sensors, tailored for stereo vision.

Place, publisher, year, edition, pages
2015. , 53 p.
Keyword [en]
FPGA, OpenCV, Zynq-7000, Vivado HLS, Vivado, High Level Synthesis, HLS, Computer Vision, Xilinx, System on Chip, SoC, GIMME-2, Stereo Vision, Harris
National Category
Robotics Computer Vision and Robotics (Autonomous Systems) Computer Engineering
Identifiers
URN: urn:nbn:se:mdh:diva-29591OAI: oai:DiVA.org:mdh-29591DiVA: diva2:873317
Presentation
2015-11-13, Gamma, Högskoleplan 1, Västerås, 13:15 (English)
Supervisors
Examiners
Available from: 2015-11-25 Created: 2015-11-19 Last updated: 2015-11-25Bibliographically approved

Open Access in DiVA

EvaluatingVivadoHLS_HJohansson(3453 kB)119 downloads
File information
File name FULLTEXT01.pdfFile size 3453 kBChecksum SHA-512
ff6d7786f3fd82289d8fd14de93dd70e77771f8aa5cd7b4566d269ad7f16fa06e323d2b69da4759a00384c03ba58531f62aeaf0a322749e6f70cea0cce1e3b34
Type fulltextMimetype application/pdf

Other links

http://www.idt.mdh.se/examensarbete/index.php?choice=show&lang=en&id=1803

Search in DiVA

By author/editor
Johansson, Henrik
By organisation
School of Innovation, Design and Engineering
RoboticsComputer Vision and Robotics (Autonomous Systems)Computer Engineering

Search outside of DiVA

GoogleGoogle Scholar
Total: 119 downloads
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

Total: 2876 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf