mdh.sePublications
Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Mapping Real-Time Tasks onto Many-Core Systems considering Message Flows
Mälardalen University, School of Innovation, Design and Engineering, Embedded Systems. (IS (Embedded Systems))ORCID iD: 0000-0002-1276-3609
ABB Corporate Research. (IS (Embedded Systems))ORCID iD: 0000-0002-3375-6766
Mälardalen University, School of Innovation, Design and Engineering, Embedded Systems. (IS (Embedded Systems))ORCID iD: 0000-0002-1687-930X
Mälardalen University, School of Innovation, Design and Engineering, Embedded Systems. (IS (Embedded Systems))ORCID iD: 0000-0001-6132-7945
2014 (English)In: Proceedings of the Work-in-Progress Session of the 20th IEEE Real-Time and Embedded Technology and Applications Symposium, Berlin, Germany, 2014, 17-18 p.Conference paper, Published paper (Refereed)
Abstract [en]

In this work we focus on the task mapping problem for many-core real-time systems. The growing number of cores connected by a Network-on-Chip (NoC) calls for sophisticated mapping techniques to meet the growing demands of real-time applications. Hardware should be used in an efficient way such that unnecessary resource usage is avoided. Because of the NP-hardness of the problem, heuristic and meta-heuristic techniques are used to find good solutions. We further consider periodic communication between tasks and we focus on a static mapping solution.

Place, publisher, year, edition, pages
Berlin, Germany, 2014. 17-18 p.
Keyword [en]
many-corereal-timetask mappingnetwork-on-chipwormhole routing
National Category
Engineering and Technology
Identifiers
URN: urn:nbn:se:mdh:diva-25157OAI: oai:DiVA.org:mdh-25157DiVA: diva2:722097
Conference
20th IEEE Real-Time and Embedded Technology and Applications Symposium RTAS'14, 15 Apr 2014, Berlin, Germany
Projects
PREMISE - Predictable Multicore Systems
Available from: 2014-06-05 Created: 2014-06-05 Last updated: 2014-12-23Bibliographically approved

Open Access in DiVA

No full text

Other links

https://www.mpi-sws.org/~bbb/proceedings/rtas14-wip-proceedings.pdf

Search in DiVA

By author/editor
Becker, MatthiasSandström, KristianBehnam, MorisNolte, Thomas
By organisation
Embedded Systems
Engineering and Technology

Search outside of DiVA

GoogleGoogle Scholar

Total: 69 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf