mdh.sePublications
Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Probabilistic Instruction Cache Analysis using Bayesian Networks
University of York.
University of York.ORCID iD: 0000-0003-2415-8219
2011 (English)In: Proceedings - 17th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications, RTCSA 2011, 2011, Vol. 1, p. 233-242Conference paper, Published paper (Refereed)
Abstract [en]

Current approaches to instruction cache analysis for determining worst-case execution time rely on building a mathematical model of the cache that tracks its contents at all points in the program. This requires perfect knowledge of the functional behaviour of the cache and may result in extreme complexity and pessimism if many alternative paths through code sections are possible. To overcome these issues, this paper proposes a new hybrid approach in which information obtained from program traces is used to automate the construction of a model of how the cache is used. The resulting model involves the learning of a Bayesian network that predicts which instructions result in cache misses as a function of previously taken paths. The model can then be utilised to predict cache misses for previously unseen inputs and paths. The accuracy of this learned model is assessed against real benchmarks and an established statistical approach to illustrate its benefits.

Place, publisher, year, edition, pages
2011. Vol. 1, p. 233-242
National Category
Engineering and Technology
Identifiers
URN: urn:nbn:se:mdh:diva-23829DOI: 10.1109/RTCSA.2011.55Scopus ID: 2-s2.0-84855558159ISBN: 978-076954502-8 (print)OAI: oai:DiVA.org:mdh-23829DiVA, id: diva2:682482
Conference
17th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications, RTCSA 2011; Toyama; Japan; 28 August 2011 through 31 August 2011
Available from: 2013-12-27 Created: 2013-12-19 Last updated: 2014-05-16Bibliographically approved

Open Access in DiVA

No full text in DiVA

Other links

Publisher's full textScopus

Authority records BETA

Bate, Iain

Search in DiVA

By author/editor
Bate, Iain
Engineering and Technology

Search outside of DiVA

GoogleGoogle Scholar

doi
isbn
urn-nbn

Altmetric score

doi
isbn
urn-nbn
Total: 27 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf