https://www.mdu.se/

mdu.sePublications
Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Towards Parallel Programming Models for Predictability
Mälardalen University, School of Innovation, Design and Engineering. (IS)ORCID iD: 0000-0001-5297-6548
2012 (English)In: Proc. 12th International Workshop on Worst-Case Execution-Time Analysis (WCET'12) / [ed] Tullio Vardanega, 2012, p. 48-58Conference paper, Published paper (Refereed)
Abstract [en]

Future embedded systems for performance-demanding applications will be massively parallel. High performance tasks will be parallel programs, running on several cores, rather than single threads running on single cores. For hard real-time applications, WCETs for such tasks must be bounded. Low-level parallel programming models, based on concurrent threads, are notoriously hard to use due to their inherent nondeterminism. Therefore the parallel processing community has long considered high-level parallel programming models, which restrict the low-level models to regain determinism. In this position paper we argue that such parallel programming models are beneficial also for WCET analysis of parallel programs. We review some proposed models, and discuss their influence on timing predictability. In particular we identify data parallel programming as a suitable paradigm as it is deterministic and allows current methods for WCET analysis to be extended to parallel code. GPUs are increasingly used for high performance applications: we discuss a current GPU architecture, and we argue that it offers a parallel platform for compute-intensive applications for which it seems possible to construct precise timing models. Thus, a promising route for the future is to develop WCET analyses for data-parallel software running on GPUs.

Place, publisher, year, edition, pages
2012. p. 48-58
National Category
Engineering and Technology
Identifiers
URN: urn:nbn:se:mdh:diva-17313DOI: 10.4230/OASIcs.WCET.2012.48Scopus ID: 2-s2.0-84880121494ISBN: 978-3-939897-41-5 (print)OAI: oai:DiVA.org:mdh-17313DiVA, id: diva2:579644
Conference
WCET’12, July 10, 2012, Pisa, Italy
Available from: 2012-12-20 Created: 2012-12-20 Last updated: 2016-06-02Bibliographically approved

Open Access in DiVA

No full text in DiVA

Other links

Publisher's full textScopushttp://www.dagstuhl.de/dagpub/978-3-939897-41-5

Authority records

Lisper, Björn

Search in DiVA

By author/editor
Lisper, Björn
By organisation
School of Innovation, Design and Engineering
Engineering and Technology

Search outside of DiVA

GoogleGoogle Scholar

doi
isbn
urn-nbn

Altmetric score

doi
isbn
urn-nbn
Total: 31 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf