mdh.sePublications
Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
The Design and Implementation of a Simulator for Switched Ethernet Networks
Mälardalen University, School of Innovation, Design and Engineering. (IS)ORCID iD: 0000-0003-3469-1834
Mälardalen University, School of Innovation, Design and Engineering. (IS)ORCID iD: 0000-0002-1687-930X
Mälardalen University, School of Innovation, Design and Engineering. (IS)ORCID iD: 0000-0001-6132-7945
2012 (English)In: 3rd International Workshop on Analysis Tools andMethodologies for Embeddedand Real-time Systems / [ed] Tommaso Cucinotta and Giuseppe Lipari, 2012, 57-62 p.Conference paper, Published paper (Refereed)
Abstract [en]

In the context of Switched Ethernet, the Flexible Time-Triggered Switched Ethernet protocol (FTT-SE) was proposed to overcome the limitations and related problems of using COTS switches in real-time networks, such as overflow of switch queues due to uncontrolled arrival of packets. Although the FTT-SE protocol has been validated by several experiments on real applications, evaluation of different architectures as well as evaluation of large scale networks is not straightforward. Therefore, a simulator to evaluate different network architectures based on the FTT-SE protocol is useful. In this paper we present such a simulator. We address the extended FTT-SE protocol using multiple switches and we present a modular simulator based on Simulink/Matlab to visualize message transmissions and to evaluate end-to-end delay bounds of messages.

Place, publisher, year, edition, pages
2012. 57-62 p.
National Category
Engineering and Technology
Identifiers
URN: urn:nbn:se:mdh:diva-17292OAI: oai:DiVA.org:mdh-17292DiVA: diva2:579623
Conference
3rd International Workshop on Analysis Tools and Methodologies for Embedded and Real-time Systems (WATERS'12), July, 10th 2012, Pisa, Italy
Available from: 2012-12-20 Created: 2012-12-20 Last updated: 2013-12-03Bibliographically approved

Open Access in DiVA

No full text

Other links

http://retis.sssup.it/waters2012/waters2012.pdf

Search in DiVA

By author/editor
Ashjaei, MohammadBehnam, MorisNolte, Thomas
By organisation
School of Innovation, Design and Engineering
Engineering and Technology

Search outside of DiVA

GoogleGoogle Scholar

Total: 22 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf