https://www.mdu.se/

mdu.sePublications
Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Multi-core Composability in the Face of Memory Bus Contention
Mälardalen University, School of Innovation, Design and Engineering. (IS)ORCID iD: 0000-0002-1687-930X
Mälardalen University, School of Innovation, Design and Engineering. (IS (Model-Based Engineering of Embedded Systems) (MBEES))ORCID iD: 0000-0001-7448-3381
Mälardalen University, School of Innovation, Design and Engineering. (IS)ORCID iD: 0000-0001-6132-7945
Mälardalen University, School of Innovation, Design and Engineering. (IS)ORCID iD: 0000-0001-7586-0409
2012 (English)Conference paper, Published paper (Refereed)
Abstract [en]

In this paper we describe the problem of achieving composability of independently developed real-time subsystems to be executed on a multicore platform.We evaluate existing work for achieving real-time performance on multicores and illustrate their lack with respect to composability. To better address composability we present a multi-resource server-based scheduling technique to provide predictable performance when composing multiple subsystems on a multicore platform. To achieve composability also on multicore platforms, we propose to add memory-bandwidth as an additional server resource. Tasks within our multi-resource servers are guaranteed both CPU- and memory-bandwidth; thus the performance of a server will become independent of resource usage by tasks in other servers. We are currently implementing multi-resource servers for the Enea’s OSE operating system for a P4080 8-core processor to be tested with software for a 3G-basestation.

Place, publisher, year, edition, pages
2012.
Keywords [en]
memory-bus contention, hierarchical scheduling, multicore
National Category
Computer Sciences Embedded Systems
Research subject
Computer Science
Identifiers
URN: urn:nbn:se:mdh:diva-16472OAI: oai:DiVA.org:mdh-16472DiVA, id: diva2:575117
Conference
5th International Workshop on Compositional Theory and Technology for Real-Time Embedded Systems (CRTS'12), ACM, San Juan, Puerto Rico
Projects
PPMSchedAvailable from: 2012-12-07 Created: 2012-12-07 Last updated: 2018-01-12Bibliographically approved

Open Access in DiVA

No full text in DiVA

Authority records

Behnam, MorisInam, RafiaNolte, ThomasSjödin, Mikael

Search in DiVA

By author/editor
Behnam, MorisInam, RafiaNolte, ThomasSjödin, Mikael
By organisation
School of Innovation, Design and Engineering
Computer SciencesEmbedded Systems

Search outside of DiVA

GoogleGoogle Scholar

urn-nbn

Altmetric score

urn-nbn
Total: 487 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf