mdh.sePublications
Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Enhancing Performance Sustainability of Fault Tolerant Routing Algorithms in NoC-Based Architectures
University of Turku, Finland .
University of Turku, Finland .
University of Turku, Finland .
ABB Corporate Research, Västerås.ORCID iD: 0000-0003-1996-1234
Show others and affiliations
2011 (English)In: Proceedings - 2011 14th Euromicro Conference on Digital System Design: Architectures, Methods and Tools, DSD 2011, 2011, 626-633 p.Conference paper, Published paper (Refereed)
Abstract [en]

Reliability of embedded systems and devices is becoming a challenge with technology scaling. To deal with the reliability issues, fault tolerantsolutions are needed. The design paradigm for future System-on-Chip (SoC) implementation is Network-on-Chip (NoC). Fault tolerance in NoC can be achieved at many abstraction levels. Many fault tolerant architectures and routing algorithms have already been proposed for NoC but the utilization of resources, affected indirectly by faults is yet to be addressed. In this paper, we propose a NoC architecture, which sustains the overall systemperformance by utilizing resources, which cannot be used by other architectures under faults. An approach towards a proper virtual-channel (VC) sharing strategy is proposed, based on communication bandwidth requirements. The technique can be applied to any NoC architecture, including 3-D NoCs. Extensive quantitative experiments with synthetic benchmarks, including uniform, transpose and negative exponential distribution (NED), demonstrate considerable improvement in terms of performance sustainability under faulty conditions compared to existing VC-based NoCarchitectures.

Place, publisher, year, edition, pages
2011. 626-633 p.
National Category
Engineering and Technology
Identifiers
URN: urn:nbn:se:mdh:diva-13562DOI: 10.1109/DSD.2011.85Scopus ID: 2-s2.0-80055022399ISBN: 978-076954494-6 (print)OAI: oai:DiVA.org:mdh-13562DiVA: diva2:466105
Conference
14th Euromicro Conference on Digital System Design: Architectures, Methods and Tools, DSD 2011; Oulu; Finland; 31 August 2011 through 2 September 2011
Available from: 2011-12-15 Created: 2011-12-15 Last updated: 2014-05-16Bibliographically approved

Open Access in DiVA

No full text

Other links

Publisher's full textScopus

Search in DiVA

By author/editor
Seceleanu, Tiberiu
By organisation
School of Innovation, Design and Engineering
Engineering and Technology

Search outside of DiVA

GoogleGoogle Scholar

Altmetric score

Total: 25 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf