https://www.mdu.se/

mdu.sePublications
Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
A Formal Analysis Framework for AADL
CrossControl AB.ORCID iD: 0000-0003-1119-611X
Mälardalen University, School of Innovation, Design and Engineering.ORCID iD: 0000-0003-2870-2680
Mälardalen University, School of Innovation, Design and Engineering.ORCID iD: 0000-0003-0904-3712
Mälardalen University, School of Innovation, Design and Engineering.ORCID iD: 0000-0003-4040-3480
2011 (English)In: The Journal of Science and Technology, ISSN 0866-708X, Vol. 49, no 5Article in journal (Refereed) Published
Abstract [en]

As system failure of mission-critical embedded systems may result in serious consequences, the development process should include verification techniques already at the architectural design stage, in order to provide evidence that the architecture fulfils its requirements. The Architecture Analysis and Design Language (AADL) is a language designed for modeling embedded systems, and its Behavior Annex defines the behavior of the system. However, even though it is an internationally used industry standard, AADL still lacks a formal semantics and is not executable, which limits the possibility to perform formal verification. In this paper, we introduce a formal analysis framework for a subset of AADL and its Behavior Annex, which includes the following: a denotational semantics, its implementation in Standard ML, and a graphical Eclipse-based tool encapsulating the implementation. We also show how to perform model checking of AADL properties defined in the Computation Tree Logic (CTL).

Place, publisher, year, edition, pages
Vietnam Academy of Science and Technology , 2011. Vol. 49, no 5
National Category
Engineering and Technology Electrical Engineering, Electronic Engineering, Information Engineering
Identifiers
URN: urn:nbn:se:mdh:diva-13500OAI: oai:DiVA.org:mdh-13500DiVA, id: diva2:466039
Available from: 2011-12-15 Created: 2011-12-15 Last updated: 2018-12-14Bibliographically approved
In thesis
1. Methods and Tool Support for Analyzing Architectural Models of Embedded Systems
Open this publication in new window or tab >>Methods and Tool Support for Analyzing Architectural Models of Embedded Systems
2012 (English)Licentiate thesis, comprehensive summary (Other academic)
Abstract [en]

Embedded systems are ubiquitous in the modern world. They are microcomputers most often included incomplete devices consisting of software and hardware. Embedded systems range from small devices to large systems monitoring and controlling complex processes. Design and development of such systems is a complex task, since embedded systems often need to fulfill extra-functional requirements, on top of functional ones, within constrained amounts of platform resources. Some embedded systems are mission critical; hence, they are not allowed to fail during the mission. One way to ensure that a system works in accordance to its specification is to define the system in an Architecture Description Language (ADL) and apply formal verification methods. The Architecture Design and Analysis Language (AADL) has become popular in the avionic and automobile industry, and is equipped with several annexes, among them the Behavior Annex. However, AADL still misses a formal semantics, which prevents the possibility to prove correctness of architecture features by performing model checking on AADL models. Moreover, AADL does not support time annotations, which prevents modeling of real-time systems in AADL.

In this thesis, we address these issues by presenting a formal analysis framework including a denotationalsemantics for a subset of the AADL and its Behavior Annex, which evaluates properties defined in Computation Tree Logic (CTL) by providing model checking. Model checking is a formal verification method that has proved to be powerful as well as effective. Our AADL-semantics is supported by a tool with an implementation of the semantics in Standard ML, which in turn is encapsulated in an Eclipse plugin.We also present a time annotation extension of AADL, implemented in a tool translating time annotated AADL and its Behavior Annex into the Timed Abstract State Machine (TASM) for simulation of real-time features. Another closely related problem is how to achieve optimal component distribution; in order to address this issue we have developed a tool that perform near-optional component distribution in regard to a series of parameters.

The research results, which have been validated thought case studies, provides the possibility for a system engineer to model a system and prove its correctness. The research has been conducted in the context of the PROGRESS research center, for predictable embedded software systems.

Place, publisher, year, edition, pages
Västerås: Mälardalen University, 2012
Series
Mälardalen University Press Licentiate Theses, ISSN 1651-9256 ; 153
National Category
Computer Sciences
Research subject
Computer Science
Identifiers
urn:nbn:se:mdh:diva-14521 (URN)978-91-7485-071-0 (ISBN)
Presentation
2012-12-14, Lambda, Mälardalens högskola, Västerås, 10:00 (English)
Opponent
Supervisors
Available from: 2012-05-10 Created: 2012-04-23 Last updated: 2018-01-12Bibliographically approved

Open Access in DiVA

No full text in DiVA

Other links

http://vjs.ac.vn/index.php/jst/article/view/1896

Authority records

Björnander, StefanSeceleanu, CristinaLundqvist, KristinaPettersson, Paul

Search in DiVA

By author/editor
Björnander, StefanSeceleanu, CristinaLundqvist, KristinaPettersson, Paul
By organisation
School of Innovation, Design and Engineering
Engineering and TechnologyElectrical Engineering, Electronic Engineering, Information Engineering

Search outside of DiVA

GoogleGoogle Scholar

urn-nbn

Altmetric score

urn-nbn
Total: 228 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf