mdh.sePublications
Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Designing Efficient Source Routing for Mesh Topology Network on Chip Platforms
Mälardalen University, School of Innovation, Design and Engineering.ORCID iD: 0000-0003-3242-6113
Mälardalen University, School of Innovation, Design and Engineering.
2010 (English)In: Proceedings - 13th Euromicro Conference on Digital System Design: Architectures, Methods and Tools, DSD 2010, 2010, 181-188 p.Conference paper, Published paper (Refereed)
Abstract [en]

Efficient on-chip communication is very important for exploiting enormous computing power available on a multicore chip. Network on Chip (NoC) has emerged as a competitive candidate for implementing on-chip communication. Routing algorithms significantly affect the performance of a NoC. Most of the existing NoC architectural proposals advocate distributed routing algorithms for building NoC platforms. Although source routing offers many advantages, researchers avoided it due to its apparent disadvantage of larger header size requirement that results in lower bandwidth utilization. In this paper we make a strong case for the use of source routing for NoCs, especially for platforms with small sizes and regular topologies. We present a methodology to compute application specific efficient paths for communication among cores with a high degree of load balancing. The methodology first selects the most appropriate deadlock free routing algorithm, from a set of routing algorithms, based on the application’s traffic patterns. Then the selected (possibly adaptive) routing algorithm is used to compute efficient static paths with the goal of link load balancing. We demonstrate through simulation based evaluation that source routing has a potential of achieving higher performance, for example up to 28% lower latency even at medium load , as compared to distributed routing. A simple scheme is proposed for encoding of router ports to reduce the header overhead. A generic simulator was developed for evaluation and performance comparison between source routing and distributed routing. We also designed a router to support source routing for mesh topology NoC platforms.

Place, publisher, year, edition, pages
2010. 181-188 p.
National Category
Engineering and Technology
Identifiers
URN: urn:nbn:se:mdh:diva-11035DOI: 10.1109/DSD.2010.57ISI: 000394828700022Scopus ID: 2-s2.0-78649830379ISBN: 9780769541716 (print)OAI: oai:DiVA.org:mdh-11035DiVA: diva2:369489
Conference
13th Euromicro Conference on Digital System Design: Architectures, Methods and Tools, DSD 2010; Lille; France; 1 September 2010 through 3 September 2010
Available from: 2010-11-10 Created: 2010-11-10 Last updated: 2013-12-04Bibliographically approved

Open Access in DiVA

No full text

Other links

Publisher's full textScopus

Search in DiVA

By author/editor
Mubeen, Saad
By organisation
School of Innovation, Design and Engineering
Engineering and Technology

Search outside of DiVA

GoogleGoogle Scholar

Altmetric score

Total: 23 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf