mdh.sePublications
Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Parametric timing analysis for complex architectures
Saarland University.
Mälardalen University, School of Innovation, Design and Engineering.ORCID iD: 0000-0001-5297-6548
AbsInt GmbH, Saarbrücken, Germany .
Saarland University.
2008 (English)In: Proceedings - 14th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications, RTCSA 2008, 2008, p. 367-376Conference paper, Published paper (Refereed)
Abstract [en]

Hard real-time systems have stringent timing constraints expressed in units of time. To ensure that a task finishes within its time-frame, the designer of such a system must be able to derive upper bounds on the task's worst-case execution time (WCET). To compute such upper bounds, timing analyses are used. These analyses require that information such as bounds on the maximum numbers of loop iterations are known statically, i.e. during design time. Parametric timing analysis softens these requirements: it yields symbolic formulas instead of single numeric values representing the upper bound on the task's execution time.

In this paper, we present a new parametric timing analysis that is able to derive safe and precise results. Our method determines what the parameters of the program are, constructs parametric loop bounds, takes processor behaviour into account and attains a formula automatically. In the end, we present tests to show that the precision and runtime of our analysis are very close to those of numeric timing analysis.

Place, publisher, year, edition, pages
2008. p. 367-376
National Category
Engineering and Technology
Identifiers
URN: urn:nbn:se:mdh:diva-7274DOI: 10.1109/RTCSA.2008.7ISI: 000260407600039Scopus ID: 2-s2.0-53549107221ISBN: 9780769533490 (print)OAI: oai:DiVA.org:mdh-7274DiVA, id: diva2:237284
Conference
14th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications, RTCSA 2008; Kaohsiung; Taiwan; 25 August 2008 through 27 August 2008
Available from: 2009-09-25 Created: 2009-09-25 Last updated: 2014-05-22Bibliographically approved

Open Access in DiVA

No full text in DiVA

Other links

Publisher's full textScopus

Authority records BETA

Lisper, Björn

Search in DiVA

By author/editor
Lisper, Björn
By organisation
School of Innovation, Design and Engineering
Engineering and Technology

Search outside of DiVA

GoogleGoogle Scholar

doi
isbn
urn-nbn

Altmetric score

doi
isbn
urn-nbn
Total: 72 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf