mdh.sePublications
Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
A Cascading Redundancy Approach for Dependable Real-Time Systems
Mälardalen University, Department of Innovation, Design and Product Development.ORCID iD: 0000-0001-5053-6725
Mälardalen University, Department of Innovation, Design and Product Development.ORCID iD: 0000-0001-5269-3900
Mälardalen University, Department of Innovation, Design and Product Development.ORCID iD: 0000-0003-4157-3537
2009 (English)In: Proceedings - 15th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications, RTCSA 2009, 2009, p. 467-476Conference paper, Published paper (Refereed)
Abstract [en]

Dependable real-time systems typically consist of tasks of multiple criticality levels and scheduling them in a fault-tolerantmanner is a challenging problem. Redundancy in the physical and temporal domains for achieving fault tolerance has been often dealt independently based on the types of errors one needs to tolerate. To our knowledge, there had been no work which tries to integrate fault tolerant scheduling and multiple redundancy mechanisms. In this paper we propose a novel cascading redundancy approach within a generic fault tolerant scheduling framework. The proposed approach is capable of tolerating errors with a wider coverage (with respect to error frequency and error types) than time and space redundancy in isolation, allows tasks with mixed criticality levels, is independent of the scheduling technique and, above all, ensures that every critical task instance can be feasibly replicated in both time and space. 

 

Place, publisher, year, edition, pages
2009. p. 467-476
National Category
Engineering and Technology
Identifiers
URN: urn:nbn:se:mdh:diva-5923DOI: 10.1109/RTCSA.2009.56ISI: 000276774500051Scopus ID: 2-s2.0-72349083325ISBN: 978-076953787-0 (print)OAI: oai:DiVA.org:mdh-5923DiVA, id: diva2:218096
Conference
15th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications, RTCSA 2009;Beijing ;24 August 2009 through 26 August 2009
Available from: 2009-05-19 Created: 2009-05-19 Last updated: 2013-12-03Bibliographically approved
In thesis
1. New Strategies for Ensuring Time and Value Correctness in Dependable Real-Time Systems
Open this publication in new window or tab >>New Strategies for Ensuring Time and Value Correctness in Dependable Real-Time Systems
2009 (English)Licentiate thesis, comprehensive summary (Other academic)
Abstract [en]

Dependable real-time embedded systems are typically composed of a number of heterogeneous computing nodes, heterogeneous networks that connect them and tasks with multiple criticality levels allocated to the nodes. The heterogeneous nature of the hardware, results in a varying vulnerability to different types of hardware failures. For example, a computing node with effective shielding shows higher resistance to transient failures caused by environmental conditions such as radiation or temperature changes than an unshielded node. Similarly, resistance to permanent failures can vary depending on the manufacturing procedures used. Vulnerability to different types of errors of a task which may lead to a system failure, depends on several factors, such as the hardware on which the task runs and communicates, the software architecture and the implementation quality of the software, and varies from task to task. This variance, as well as the different criticality levels and real-time requirements of tasks, necessitate novel fault-tolerance approaches to be developed and used, in order to meet the stringent dependability requirements of resource-constrained real-time systems.

 

In this thesis, the major contribution is four-fold. Firstly, we describe an error classification for real-time embedded systems and address error propagation aspects. The goal of this work is to perform the analysis on a given system, in order to find bottlenecks in satisfying dependability requirements and to provide guidelines on the usage of appropriate error detection and fault tolerance mechanisms.

 

Secondly, we present a time-redundancy approach to provide a priori guarantees in fixed-priority scheduling (FPS) such that the system will be able to tolerate one value error per every critical task instance by re-execution of every critical task instance or execution of alternate tasks before deadlines, while keeping the associated costs minimized.

 

Our third contribution is a new approach, Voting on Time and Value (VTV) which extends the N-modular redundancy approach by explicitly considering both value and timing errors, such that correct value is produced at a correct time, under specified assumptions. We illustrate our voting approach by instantiating it in the context of the well-known triple modular redundancy (TMR) approach. Further, we present a generalized voting algorithm targeting NMR that enables a high degree of customization from the user perspective.

 

Finally, we propose a novel cascading redundancy approach within a generic fault tolerant scheduling framework. The proposed approach is capable of tolerating errors with a wider coverage (with respect to error frequency and error types) than our proposed time and space redundancy approaches in isolation, allows tasks with mixed criticality levels, is independent of the scheduling technique and, above all, ensures that every critical task instance can be feasibly replicated in both time and/or space. The fault-tolerance techniques presented in this thesis address various different error scenarios that can be observed in real-time embedded systems with respect to the types of errors and frequency of occurrence, and can be used to achieve the ultra-high levels of dependability which is required in many critical systems.

Place, publisher, year, edition, pages
Västerås: Mälardalens Högskola, 2009
Series
Mälardalen University Press Licentiate Theses, ISSN 1651-9256 ; 104
National Category
Computer Sciences
Research subject
Computer Science
Identifiers
urn:nbn:se:mdh:diva-5925 (URN)978-91-86135-28-7 (ISBN)
Presentation
2009-06-11, Gamma, Västerås, 15:30 (English)
Opponent
Supervisors
Projects
PROGRESS
Available from: 2009-05-19 Created: 2009-05-19 Last updated: 2018-01-13Bibliographically approved

Open Access in DiVA

No full text in DiVA

Other links

Publisher's full textScopus

Authority records BETA

Aysan, HüseyinPunnekkat, SasikumarDobrin, Radu

Search in DiVA

By author/editor
Aysan, HüseyinPunnekkat, SasikumarDobrin, Radu
By organisation
Department of Innovation, Design and Product Development
Engineering and Technology

Search outside of DiVA

GoogleGoogle Scholar

doi
isbn
urn-nbn

Altmetric score

doi
isbn
urn-nbn
Total: 89 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf