https://www.mdu.se/

mdu.sePublications
Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
CAMP: a hierarchical cache architecture for multi-core mixed criticality processors
BITS Pilani K. K. Birla Goa Campus, Goa, Zuarinagar, India.
BMS Institute of Technology and Management, Karnataka, Yelahanka, Bengaluru, India .
BITS Pilani K. K. Birla Goa Campus, Goa, Zuarinagar, India.
BITS Pilani K. K. Birla Goa Campus, Goa, Zuarinagar, India.
Show others and affiliations
2024 (English)In: International Journal of Parallel, Emergent and Distributed Systems, ISSN 1744-5760, E-ISSN 1744-5779Article in journal (Refereed) Epub ahead of print
Abstract [en]

CAMP proposes a hierarchical cache subsystem for multi-core mixed criticality processors, focusing on ensuring worst-case execution time (WCET) predictability in automotive applications. It incorporates criticality-aware locked L1 and L2 caches, reconfigurable at mode change intervals, along with criticality-aware last level cache partitioning. Evaluation using CACOSIM, Moola Multicore simulator, and CACTI simulation tools confirms the suitability of CAMP for keeping high-criticality jobs within timing budgets. A practical case study involving an automotive wake-up controller using the sniper v7.2 architecture simulator further validates its usability in real-world mixed criticality applications. CAMP presents a promising cache architecture for optimized multi-core mixed criticality systems. 

Place, publisher, year, edition, pages
Taylor and Francis Ltd. , 2024.
Keywords [en]
cache coherence protocol, cache locking, cache partitioning, hierarchical cache architecture, Mixed-criticality systems, worst-case execution time (WCET), Architecture, Budget control, Cache memory, Computer architecture, Criticality (nuclear fission), Locks (fasteners), Network architecture, Bad-case execution time, Cache architecture, Cache coherence protocols, Hierarchical caches, Multi-cores, Worst-case execution time, Hierarchical systems
National Category
Computer Engineering
Identifiers
URN: urn:nbn:se:mdh:diva-65238DOI: 10.1080/17445760.2023.2293913ISI: 001130218200001Scopus ID: 2-s2.0-85180256653OAI: oai:DiVA.org:mdh-65238DiVA, id: diva2:1824003
Available from: 2024-01-03 Created: 2024-01-03 Last updated: 2024-01-17Bibliographically approved

Open Access in DiVA

No full text in DiVA

Other links

Publisher's full textScopus

Authority records

Punnekkat, Sasikumar

Search in DiVA

By author/editor
Punnekkat, Sasikumar
By organisation
Embedded Systems
In the same journal
International Journal of Parallel, Emergent and Distributed Systems
Computer Engineering

Search outside of DiVA

GoogleGoogle Scholar

doi
urn-nbn

Altmetric score

doi
urn-nbn
Total: 50 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf