https://www.mdu.se/

mdu.sePublications
Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Towards Defining Models of Hardware Capacity and Software Performance for Telecommunication Applications
Mälardalen University, School of Innovation, Design and Engineering, Embedded Systems.
2020 (English)Independent thesis Advanced level (degree of Master (Two Years)), 20 credits / 30 HE creditsStudent thesis
Abstract [en]

Knowledge of the resource usage of applications and the resource usage capacity of hardware platforms is essential when developing a system. The resource usage must not over exceed the capacity of a platform, as it could otherwise fail to meet its real-time constraints due to resource shortages. Furthermore, it is beneficial from a cost-effectiveness stand-point that a hardware platform is not under-utilised by systems software. This thesis examines two systems aspects: the hardware resource usage of applications and the resource capacity of hardware platforms, defined as the capacity of each resource included in a hardware platform. Both of these systems aspects are investigated and modelled using a black box perspective since the focus is on observing the online usage and capacity. Investigating and modelling these two approaches is a crucial step towards defining and constructing hardware and software models. We evaluate regressive and auto-regressive modelling approaches of modelling CPU, L2 cache and L3 cache usage of applications. The conclusion is that first-order autoregressive and Multivariate Adaptive Regression Splines show promise of being able to model resource usage. The primary limitation of both modelling approaches is their inability to model resource usage when it is highly irregular. The capacity models of CPU, L2 and L3 cache derived by exerting heavy workloads onto a test platform shows to hold against a real-life application concerning L2 and L3 cache capacity. However, the CPU usage model underestimates the test platform's capacity since the real-life application over-exceeds the theoretical maximum usage defined by the model.

Place, publisher, year, edition, pages
2020. , p. 76
Keywords [en]
software performance models, hardware capacity models, hardware platforms, regression models, cache usage models
National Category
Computer Sciences
Identifiers
URN: urn:nbn:se:mdh:diva-48773OAI: oai:DiVA.org:mdh-48773DiVA, id: diva2:1441185
External cooperation
Telefonaktiebolaget LM Ericsson
Subject / course
Computer Science
Supervisors
Examiners
Available from: 2020-06-18 Created: 2020-06-15 Last updated: 2020-06-18Bibliographically approved

Open Access in DiVA

fulltext(2353 kB)210 downloads
File information
File name FULLTEXT01.pdfFile size 2353 kBChecksum SHA-512
7ff917134103817ac5185fda562cd68e6b1367e2d39da7d2ebe0e2755a62b609af88036197ac47ccb291c16d78d4cc81844232d1c2463c098ccdaa77644f9cd0
Type fulltextMimetype application/pdf

By organisation
Embedded Systems
Computer Sciences

Search outside of DiVA

GoogleGoogle Scholar
Total: 210 downloads
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

urn-nbn

Altmetric score

urn-nbn
Total: 309 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf