https://www.mdu.se/

mdu.sePublications
Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Cache-aware response time analysis for real-time tasks with fixed preemption points
Mälardalen University, School of Innovation, Design and Engineering, Embedded Systems.ORCID iD: 0000-0002-3210-3819
Mälardalen University, School of Innovation, Design and Engineering, Embedded Systems.ORCID iD: 0000-0002-8461-0230
Mälardalen University, School of Innovation, Design and Engineering, Embedded Systems.ORCID iD: 0000-0003-4157-3537
2020 (English)In: The 26TH IEEE Real-time and embedded Technology and Applications Symposium RTAS'20, Sydney, Australia: Institute of Electrical and Electronics Engineers (IEEE), 2020, p. 30-42, article id 9113116Conference paper, Published paper (Other academic)
Abstract [en]

In real-time systems that employ preemptive scheduling and cache architecture, it is essential to account as precisely as possible for cache-related preemption delays in the schedulability analysis, as an imprecise estimation may falsely deem the system unschedulable. In the current state of the art for preemptive scheduling of tasks with fixed preemption points, the existing schedulability analysis considers overly pessimistic estimation of cache-related preemption delay, which eventually leads to overly pessimistic schedulability results. In this paper, we propose a novel response time analysis for real-time tasks with fixed preemption points, accounting for a more precise estimation of cache-related preemption delays. The evaluation shows that the proposed analysis significantly dominates the existing approach by being able to always identify more schedulable tasksets.

Place, publisher, year, edition, pages
Sydney, Australia: Institute of Electrical and Electronics Engineers (IEEE), 2020. p. 30-42, article id 9113116
Keywords [en]
Real-time Systems, Cache-related preemptiondelay (CRPD), Fixed-Priority scheduling, Preemptive Scheduling, Cache Memory
National Category
Computer Systems
Identifiers
URN: urn:nbn:se:mdh:diva-47343DOI: 10.1109/RTAS48715.2020.00-19ISI: 000713963100002Scopus ID: 2-s2.0-85086755759OAI: oai:DiVA.org:mdh-47343DiVA, id: diva2:1426332
Conference
The 26TH IEEE Real-time and embedded Technology and Applications Symposium RTAS'20, 21 Apr 2020, Sydney, Australia
Available from: 2020-04-24 Created: 2020-04-24 Last updated: 2022-11-08Bibliographically approved

Open Access in DiVA

No full text in DiVA

Other links

Publisher's full textScopus

Authority records

Markovic, FilipCarlson, JanDobrin, Radu

Search in DiVA

By author/editor
Markovic, FilipCarlson, JanDobrin, Radu
By organisation
Embedded Systems
Computer Systems

Search outside of DiVA

GoogleGoogle Scholar

doi
urn-nbn

Altmetric score

doi
urn-nbn
Total: 71 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf