https://www.mdu.se/

mdu.sePublications
Planned maintenance
A system upgrade is planned for 10/12-2024, at 12:00-13:00. During this time DiVA will be unavailable.
Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
MEDIATOR - A Mixed Criticality Deadline Honored Arbiter for Multi-core Real-time Systems
BITS Pilani, KK BIRLA Goa Campus, Sancoale, Goa, India.
BITS Pilani, KK BIRLA Goa Campus, Sancoale, Goa, India.
BITS Pilani, KK BIRLA Goa Campus, Sancoale, Goa, India.
BITS Pilani, KK BIRLA Goa Campus, Sancoale, Goa, India.
Show others and affiliations
2019 (English)In: Proceedings - 2019 IEEE/ACM 23rd International Symposium on Distributed Simulation and Real Time Applications, DS-RT 2019October 2019, Article number 8958663, 2019, p. 146-153Conference paper, Published paper (Refereed)
Abstract [en]

Multi-core systems are the potential enablers of the overwhelming growth of mixed criticality systems. There exist challenges to the widespread usage of multi-core in mixed criticality systems due to the non-predictive resource access timings. In this work, we present an LLC access control mechanism, MEDIATOR that guarantees high criticality job executions without deadline misses for multi-core mixed-criticality systems. In MEDIATOR, the LLC access requests of lower criticality jobs are honored, if and only if there exists adequate slack for higher criticality jobs. The legacy FIFO arbiter has a greater probability of deadline misses for high criticality jobs. The MEDIATOR behaves like legacy FIFO when there is sufficient slack. When the slack of the higher criticality jobs is less, it blocks low criticality jobs for the successful execution of higher criticality jobs. The experimental evaluation with software simulation and hardware implementation confirms the successful completion of high criticality jobs with LLC contention by honoring low criticality jobs whenever possible. Simulation results with the help of synthetic benchmark shows successful completion of high criticality jobs at a high workload where legacy FIFO fails. The hardware design synthesized in Cadence using Genus Synthesis Solution 17.21−s010_1 shows that MEDIATOR takes negligibly small time overhead and energy consumption to achieve the same.

Place, publisher, year, edition, pages
2019. p. 146-153
Keywords [en]
Mixed criticality systems, Multi-core Systems, LLC contention, Access control protocols
National Category
Engineering and Technology
Identifiers
URN: urn:nbn:se:mdh:diva-46605DOI: 10.1109/DS-RT47707.2019.8958663ISI: 000532498300021Scopus ID: 2-s2.0-85079029450ISBN: 9781728129235 (print)OAI: oai:DiVA.org:mdh-46605DiVA, id: diva2:1381270
Conference
23rd IEEE/ACM International Symposium on Distributed Simulation and Real Time Applications, DS-RT 2019; Cosenza; Italy; 8 October 2019 through 9 October 2019; Category numberCFP19186-ART; Code 156923
Available from: 2019-12-20 Created: 2019-12-20 Last updated: 2020-12-22Bibliographically approved

Open Access in DiVA

No full text in DiVA

Other links

Publisher's full textScopus

Authority records

Punnekkat, Sasikumar

Search in DiVA

By author/editor
Punnekkat, Sasikumar
By organisation
Embedded Systems
Engineering and Technology

Search outside of DiVA

GoogleGoogle Scholar

doi
isbn
urn-nbn

Altmetric score

doi
isbn
urn-nbn
Total: 169 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf