mdh.sePublications
Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Transforming SPEM 2.0-compatible process models into models checkable for compliance
Mälardalen University, School of Innovation, Design and Engineering, Embedded Systems.
Mälardalen University, School of Innovation, Design and Engineering, Embedded Systems.ORCID iD: 0000-0002-6952-1053
Mälardalen University, School of Innovation, Design and Engineering, Embedded Systems.
2018 (English)In: Communications in Computer and Information Science, Springer Verlag , 2018, Vol. 918, p. 233-247Conference paper, Published paper (Refereed)
Abstract [en]

Manual compliance with process-based standards is time-consuming and prone-to-error. No ready-to-use solution is currently available for increasing efficiency and confidence. In our previous work, we have presented our automated compliance checking vision to support the process engineer’s work. This vision includes the creation of a process model, given by using a SPEM 2.0 (Systems & Software Process Engineering Metamodel)-reference implementation, to be checked by Regorous, a compliance checker used in the business context. In this paper, we move a step further for the concretization of our vision by defining the transformation, necessary to automatically generate the models required by Regorous. Then, we apply our transformation to a small portion of the design phase recommended in the rail sector. Finally, we discuss our findings, and present conclusions and future work. 

Place, publisher, year, edition, pages
Springer Verlag , 2018. Vol. 918, p. 233-247
Keywords [en]
Compliance checking, Regorous, Software process, SPEM 2.0, Circuit simulation, Process engineering, Regulatory compliance, Automated compliance checking, Compatible process, Reference implementation, Software process engineering metamodel, Compliance control
National Category
Software Engineering Embedded Systems
Identifiers
URN: urn:nbn:se:mdh:diva-41233DOI: 10.1007/978-3-030-00623-5_16Scopus ID: 2-s2.0-85054783999ISBN: 9783030006228 (print)OAI: oai:DiVA.org:mdh-41233DiVA, id: diva2:1258924
Conference
18th International Conference on Software Process Improvement and Capability Determination, SPICE 2018; Tessaloniki; Greece; 9 October 2018 through 10 October 2018
Available from: 2018-10-26 Created: 2018-10-26 Last updated: 2018-10-26Bibliographically approved

Open Access in DiVA

No full text in DiVA

Other links

Publisher's full textScopus

Authority records BETA

Castellanos Ardila, Julieth PatriciaGallina, BarbaraUL Muram, Faiz

Search in DiVA

By author/editor
Castellanos Ardila, Julieth PatriciaGallina, BarbaraUL Muram, Faiz
By organisation
Embedded Systems
Software EngineeringEmbedded Systems

Search outside of DiVA

GoogleGoogle Scholar

doi
isbn
urn-nbn

Altmetric score

doi
isbn
urn-nbn
Total: 148 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf