mdh.sePublications
Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Incorporating implementation overheads in the analysis for the flexible spin-lock model
Tech Univ Eindhoven, Eindhoven, Netherlands.
Mälardalen University, School of Innovation, Design and Engineering, Embedded Systems.ORCID iD: 0000-0002-0474-2904
Evidence Srl, Pisa, Italy.
Mälardalen University, School of Innovation, Design and Engineering, Embedded Systems.ORCID iD: 0000-0002-1687-930X
Show others and affiliations
2017 (English)In: IECON 2017 - 43RD ANNUAL CONFERENCE OF THE IEEE INDUSTRIAL ELECTRONICS SOCIETY, 2017, p. 411-8418Conference paper, Published paper (Refereed)
Abstract [en]

The flexible spin-lock model (FSLM) unifies suspension-based and spin-based resource sharing protocols for partitioned fixed-priority preemptive scheduling based real-time multiprocessor platforms. Recent work has been done in defining the protocol for FSLM and providing a schedulability analysis without accounting for the implementation overheads. In this paper, we extend the analysis for FSLM with implementation overheads. Utilizing an initial implementation of FSLM in the OSEK/VDX-compliant Erika Enterprise RTOS on an Altera Nios II platform using 4 soft-core processors, we present an improved implementation. Given the design of the implementation, the overheads are characterized and incorporated in specific terms of the existing analysis. The paper also supplements the analysis with measurement results, enabling an analytical comparison of FSLM with the natively provided multiprocessor stack resource policy (MSRP), which may serve as a guideline for the choice of FSLM or MSRP for a specific application.

Place, publisher, year, edition, pages
2017. p. 411-8418
Series
IEEE Industrial Electronics Society
National Category
Computer Systems
Identifiers
URN: urn:nbn:se:mdh:diva-37057DOI: 10.1109/IECON.2017.8217477ISI: 000427164808044Scopus ID: 2-s2.0-85046623624ISBN: 978-1-5386-1127-2 (print)OAI: oai:DiVA.org:mdh-37057DiVA, id: diva2:1155254
Conference
43rd Annual Conference of the IEEE Industrial Electronics Society IECON 2017, 30 Oct 2017, Beijing, China
Projects
PRESS - Predictable Embedded Software SystemsDPAC - Dependable Platforms for Autonomous systems and ControlAvailable from: 2017-11-07 Created: 2017-11-07 Last updated: 2018-05-24Bibliographically approved

Open Access in DiVA

No full text in DiVA

Other links

Publisher's full textScopus

Authority records BETA

Afshar, Sara ZargariBehnam, MorisJ. Bril, Reinder

Search in DiVA

By author/editor
Afshar, Sara ZargariBehnam, MorisJ. Bril, Reinder
By organisation
Embedded Systems
Computer Systems

Search outside of DiVA

GoogleGoogle Scholar

doi
isbn
urn-nbn

Altmetric score

doi
isbn
urn-nbn
Total: 38 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf