https://www.mdu.se/

mdu.sePublications
Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Analysis of TSN Time-Aware Shapers Using Schedule Abstraction Graphs
Eindhoven University of Technology, Netherlands.
Eindhoven University of Technology, Netherlands.
Mälardalen University. Eindhoven University of Technology, Netherlands.ORCID iD: 0000-0001-6234-5117
Eindhoven University of Technology, Netherlands.
2024 (English)In: Leibniz Int. Proc. Informatics, LIPIcs, Schloss Dagstuhl- Leibniz-Zentrum fur Informatik GmbH, Dagstuhl Publishing , 2024, Vol. 298, article id 16Conference paper, Published paper (Refereed)
Abstract [en]

IEEE Time-Sensitive Networking (TSN) is one of the main solutions considered by the industry to support time-sensitive communication in data-intensive safety-critical and mission-critical applications such as autonomous driving and smart manufacturing. IEEE TSN standardizes several mechanisms to support real-time traffic on Ethernet networks. Time-Aware Shapers (TAS) (IEEE 802.1Qbv) is the standardized mechanisms of TSN that is usually considered to provide the most deterministic behavior for packet forwarding. TAS regulates when traffic classes may forward incoming packets to the egress of a TSN switch using gates that are opened and closed according to a time-triggered schedule. State-of-the-art solutions to configure or analyze TAS do not allow for multiple traffic classes to have their TAS gates opened at the same time according to any arbitrary schedule. In this paper, we present the first response-time analysis for traffic shaped with TAS where no restriction is enforced on the gate schedule. The proposed analysis is exact. It is a non-trivial variant of the schedule abstraction graph analysis framework [18]. Experiments confirm the usefulness of the proposed analysis and show that it is promising for doing design-space exploration where non-conventional TAS gates configurations are investigated to, for instance, improve average-case performance without degrading the worst-case.

Place, publisher, year, edition, pages
Schloss Dagstuhl- Leibniz-Zentrum fur Informatik GmbH, Dagstuhl Publishing , 2024. Vol. 298, article id 16
Keywords [en]
latency, SAG, Schedule Abstraction, TAS, Time-Aware Shapers, TSN, Abstracting, IEEE Standards, Autonomous driving, Data intensive, Mission critical applications, Support time, Time-aware shaper, Time-sensitive networking, Accident prevention
National Category
Computer Sciences
Identifiers
URN: urn:nbn:se:mdh:diva-68110DOI: 10.4230/LIPIcs.ECRTS.2024.16Scopus ID: 2-s2.0-85198633047ISBN: 9783959773249 (print)OAI: oai:DiVA.org:mdh-68110DiVA, id: diva2:1885575
Conference
36th Euromicro Conference on Real-Time Systems, ECRTS 2024. Lille 9 July 2024 through 12 July 2024. Code 200744
Available from: 2024-07-24 Created: 2024-07-24 Last updated: 2024-07-24Bibliographically approved

Open Access in DiVA

No full text in DiVA

Other links

Publisher's full textScopus

Authority records

J. Bril, Reinder

Search in DiVA

By author/editor
J. Bril, Reinder
By organisation
Mälardalen University
Computer Sciences

Search outside of DiVA

GoogleGoogle Scholar

doi
isbn
urn-nbn

Altmetric score

doi
isbn
urn-nbn
Total: 20 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf