https://www.mdu.se/

mdu.sePublications
Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Improving Clock Synchronization Performance in Industrial Networks
Mälardalen University, School of Innovation, Design and Engineering, Embedded Systems.ORCID iD: 0000-0002-6942-4229
2023 (English)Doctoral thesis, comprehensive summary (Other academic)
Abstract [en]

The recent advances in cyber-physical systems and industrial internet-of-things (IIoT) have enabled the convergence of information technology (IT) and operational technology (OT) worlds of industrial automation systems achieving higher productivity, reliability, and revenues. The availability of business-critical and production-critical data on the converged network has enabled new and advanced network-centric applications that require time-constrained embedded devices to be connected to “the internet.'' The massively interconnected IIoT devices communicating in real-time require a accurate, scalable, easy-to-deploy, and cost-effective clock synchronization service for the ordering of information collected throughout a network. Thus, a time or clock synchronization service that aligns the devices' clocks in the network to ensure accurate timestamping and orderly event executions, has gained great importance. The industrial networks are heterogeneous in nature, where various grades of hardware resources along with varied software complexities operate in average to extremely harsh and hostile environments. The heterogeneity and the huge number of devices make it challenging to achieve an adequate level of clock synchronization in industrial networks with existing hardware and software-based solutions. For this reason, the thesis aims to enhance the accuracy of the most-economical, highly scalable, and easy-to-deploy software-based clock synchronization in wired industrial networks with the hypothesis that predictive software strategies can compensate for their lack of accuracy.

The first step towards this goal is to identify the industrial network characteristics essential for improving clock synchronization. The analysis of real network data from an industrial site confirmed that packet delay variation (PDV) could assure the clock synchronization performance in an industrial network. Using signal processing-based PDV compensation methods, we propose enhanced clock synchronization algorithms, namely, 'CoSiNeT' and 'CoSiWiNet' for local and wide area industrial networks. Based on the analysis in real networks, both algorithms outperform state-of-the-practice and state-of-the-art methods in degrading network scenarios. Once the significance of PDV in synchronization performance has been confirmed, the next step is identifying the network parameters significantly affecting PDV. The thesis provides a network calculus-based PDV analysis of synchronization messages in a multi-stage wired packet-switched network under the presence of stochastic  background traffic. The analysis, based on a closed-form, end-to-end probabilistic analytical model of PDV, identifies the network parameters that significantly affect PDV. It further unveils the significant relationship between PDV incurred by synchronization messages and the rate, burstiness of background network traffic parameters. Bounding the PDV or jitter under a certain level can be beneficial for applications such as synchronization, where PDV is a significant decider of assured performance. A Sigma traffic shaper is proposed to maintain PDV under limits by controlling the rate of incoming background traffic at the ingress port of the network. We further estimate the probability of a synchronization message loss due to the shaper, given the finite buffers available at network stages. The loss probability estimation is a vital trade-off tool that can be utilized to fix the limiting rate for a desired PDV maintenance. Finally, we extend the PDV analysis to predict the probabilistic clock synchronization accuracy bound for given network conditions. The performance analysis conducted with proposed configurations showed that limiting the arrival traffic rate to 50% resulted in PDV levels and in turn synchronization accuracy being reduced from a few milliseconds to a few microseconds.

Place, publisher, year, edition, pages
Västerås: Mälardalen university , 2023.
Series
Mälardalen University Press Dissertations, ISSN 1651-4238 ; 389
Keywords [en]
Clock synchronization, Industrial networks, Internet of things, Industry 4.0, Network Calculus
National Category
Computer Sciences
Research subject
Computer Science
Identifiers
URN: urn:nbn:se:mdh:diva-64472ISBN: 978-91-7485-612-5 (print)OAI: oai:DiVA.org:mdh-64472DiVA, id: diva2:1803032
Public defence
2023-11-28, Kappa, Mälardalens universitet, Västerås, 14:15 (English)
Opponent
Supervisors
Available from: 2023-10-09 Created: 2023-10-06 Last updated: 2023-11-07Bibliographically approved
List of papers
1. Network Calculus Approach for Packet Delay Variation Analysis of Multi-Hop Wired Networks
Open this publication in new window or tab >>Network Calculus Approach for Packet Delay Variation Analysis of Multi-Hop Wired Networks
2022 (English)In: Applied Sciences, E-ISSN 2076-3417, Vol. 12, no 21, article id 11207Article in journal (Refereed) Published
Abstract [en]

The Industrial Internet of Things (IIoT) has revolutionized businesses by changing the way data are used to make products and services more efficient, reliable, and profitable. To achieve the improvement goals, the IIoT must guarantee the real-time performance of industrial applications such as motion control, by providing stringent quality of service (QoS) assurances for their (industrial applications) communication networks. An application or service may malfunction without adequate network QoS, resulting in potential product failures. Since an acceptable end-to-end delay and low jitter or packet delay variation (PDV) are closely related to quality of service (QoS), their impact is significant in ensuring the real-time performance of industrial applications. Although a communication network topology ensures certain jitter levels, its real-life performance is affected by dynamic traffic due to the changing number of devices, services, and applications present in the communication network. Hence, it is essential to study the jitter experienced by real-time traffic in the presence of background traffic and how it can be maintained within the limits to ensure a certain level of QoS. This paper presents a probabilistic network calculus approach that uses moment-generating functions to analyze the delay and PDV incurred by the traffic flows of interest in a wired packet switched multi-stage network. The presented work derives closed-form, end-to-end, probabilistic performance bounds for delay and PDV for several servers in series in the presence of background traffic. The PDV analysis conducted with the help of a Markovian traffic model for background traffic showed that the parameters from the background traffic significantly impact PDV and that PDV can be maintained under the limits by controlling the shape of the background traffic. For the studied configurations, the model parameters can change the PDV bound from 1 ms to 100 ms. The results indicated the possibility of using the model parameters as a shaper of the background traffic. Thus, the analysis can be beneficial in providing QoS assurances for real-time applications.

Place, publisher, year, edition, pages
MDPI, 2022
Keywords
packet delay variation, jitter, QoS, packet delay, moment-generating functions, network calculus, Markovian on-off model
National Category
Computer Sciences
Identifiers
urn:nbn:se:mdh:diva-61059 (URN)10.3390/app122111207 (DOI)000883357900001 ()2-s2.0-85141832712 (Scopus ID)
Available from: 2022-11-30 Created: 2022-11-30 Last updated: 2023-10-06Bibliographically approved
2. Jitter Control in Multi-stage Wired Networks via a Sigma Traffic Shaper
Open this publication in new window or tab >>Jitter Control in Multi-stage Wired Networks via a Sigma Traffic Shaper
(English)Manuscript (preprint) (Other (popular science, discussion, etc.))
Keywords
Cyber-physical systems, Industrial Communication, Network Calculus, QoS, Real-time systems
National Category
Computer Sciences
Identifiers
urn:nbn:se:mdh:diva-64367 (URN)
Available from: 2023-09-26 Created: 2023-09-26 Last updated: 2023-11-15Bibliographically approved
3. In Sync with Today's Industrial System Clocks
Open this publication in new window or tab >>In Sync with Today's Industrial System Clocks
2020 (English)In: 2020 International Conference on COMmunication Systems and NETworkS, COMSNETS 2020, Institute of Electrical and Electronics Engineers Inc. , 2020, p. 785-790Conference paper, Published paper (Refereed)
Abstract [en]

Synchronization is essential for correct and consistent operation of automation systems. Synchronized devices accurately time-stamp the events and enable timely communication of messages over a communication network. In absence of a common time base, critical functions of automation systems cannot be carried out in a safe fashion. Unsynchronized systems may lead to malfunctions such as false alarms, wrong decisions and erroneous outcomes resulting into serious showstopper for plant operations. Despite technical advances in synchronization, industrial automation systems have lagged compared to telecommunication and financial services in utilization of latest synchronization technology. Thus, there is a need to investigate the adoption of synchronization in industrial networks, its current state and implementation problems. We carried out an extensive literature search in a structured way to study the evolution of synchronization in automation systems. We also investigated today's industrial automation systems and their network topologies to get insight into the synchronization techniques and mechanisms being used. As an outcome of study, the paper highlights the challenges related to synchronization in existing automation networks that need to be addressed in the immediate and short-term future. 

Place, publisher, year, edition, pages
Institute of Electrical and Electronics Engineers Inc., 2020
Keywords
Building Automation, Factory Automation, Heterogeneous communication, IEEE 1588, IEEE 802.1AS, IEEE C37.238, Industrial automation, Industrial networks, Last-mile connectivity, NTP, PTP, Secured synchronization, SNTP, Substation Automation, Synchronization, IEEE Standards, Intelligent buildings, Telecommunication services
National Category
Other Engineering and Technologies Computer Sciences
Identifiers
urn:nbn:se:mdh:diva-47458 (URN)10.1109/COMSNETS48256.2020.9027323 (DOI)000554883200152 ()2-s2.0-85082169343 (Scopus ID)9781728131870 (ISBN)
Conference
2020 International Conference on COMmunication Systems and NETworkS, COMSNETS 2020, 7 January 2020 through 11 January 2020
Available from: 2020-04-02 Created: 2020-04-02 Last updated: 2023-10-06Bibliographically approved
4. Delay and Jitter Analysis in Industrial Control Systems: A Paper Mill Case Study
Open this publication in new window or tab >>Delay and Jitter Analysis in Industrial Control Systems: A Paper Mill Case Study
2021 (English)In: 17th IEEE International Conference on Factory Communication Systems (WFCS) WFCS'21, 2021, p. 99-106Conference paper, Published paper (Refereed)
Abstract [en]

Industrial control systems have strict requirements for time-sensitive applications and clock synchronization services. Performance of such applications is adversely impacted by packet delays and jitters. The impact is especially critical in process industries due to harsh environmental conditions. In this paper, we analyze delays and jitters to assess the performance of time-sensitive applications. To this end, we captured and analyzed round trip delay data retrieved from a paper factory. Analysis shows that a sub-millisecond level average delays and the jitters derived from the observed data are sufficient to meet the minimum 10ms update frequency required for most critical control applications. Moreover, the filtered delay variations at the end devices are less than the recommended 150us, which guarantees an adequate time synchronization accuracy in the factory network. Besides, this analysis can provide significant insights into performance bottlenecks for factory applications.

Keywords
Clock Synchronization, Industrial Automation, Factory Network, Packet Delay, PDV, Round Trip Delay, IIoT
National Category
Engineering and Technology Computer Systems
Identifiers
urn:nbn:se:mdh:diva-54302 (URN)10.1109/WFCS46889.2021.9483601 (DOI)000847076700017 ()2-s2.0-85113823224 (Scopus ID)9781665424783 (ISBN)
Conference
17th IEEE International Conference on Factory Communication Systems (WFCS) WFCS'21, 09 Jun 2021, Linz, Austria
Projects
Future Industrial Networks
Available from: 2021-06-01 Created: 2021-06-01 Last updated: 2023-10-06Bibliographically approved
5. CoSiWiNeT: A Clock Synchronization Algorithm for Wide Area IIoT Network
Open this publication in new window or tab >>CoSiWiNeT: A Clock Synchronization Algorithm for Wide Area IIoT Network
2021 (English)In: Applied Sciences, E-ISSN 2076-3417, Vol. 11, no 24, article id 11985Article in journal (Refereed) Published
Abstract [en]

Recent advances in the industrial internet of things (IIoT) and cyber–physical systems drive Industry 4.0 and have led to remote monitoring and control applications that require factories to be connected to remote sites over wide area networks (WAN). The adequate performance of remote applications depends on the use of a clock synchronization scheme. Packet delay variations adversely impact the clock synchronization performance. This impact is significant in WAN as it comprises wired and wireless segments belonging to public and private networks, and such heterogeneity results in inconsistent delays. Highly accurate, hardware–based time synchronization solutions, global positioning system (GPS), and precision time protocol (PTP) are not preferred in WAN due to cost, environmental effects, hardware failure modes, and reliability issues. As a software–based network time protocol (NTP) overcomes these challenges but lacks accuracy, the authors propose a software–based clock synchronization method, called CoSiWiNeT, based on the random sample consensus (RANSAC) algorithm that uses an iterative technique to estimate a correct offset from observed noisy data. To evaluate the algorithm’s performance, measurements captured in a WAN deployed within two cities were used in the simulation. The results show that the performance of the new algorithm matches well with NTP and state–of–the–art methods in good network conditions; however, it outperforms them in degrading network scenarios.

Keywords
clock synchronization, industrial automation, industrial internet of things, wide areanetworks, NTP, Kalman filter, RANSAC
National Category
Engineering and Technology Computer Systems
Identifiers
urn:nbn:se:mdh:diva-56811 (URN)10.3390/app112411985 (DOI)000743595600001 ()2-s2.0-85121307613 (Scopus ID)
Projects
Future Industrial Networks
Available from: 2021-12-22 Created: 2021-12-22 Last updated: 2023-10-06Bibliographically approved
6. CoSiNeT: A Lightweight Clock Synchronization Algorithm for Industrial IoT
Open this publication in new window or tab >>CoSiNeT: A Lightweight Clock Synchronization Algorithm for Industrial IoT
2021 (English)In: IEEE International Conference on Industrial Cyber-Physical Systems ICPS 2021, 2021Conference paper, Published paper (Refereed)
Abstract [en]

Recent advances in industrial internet of things~(IIoT) and cyber-physical systems drive Industry 4.0 and lead to advanced applications. The adequate performance of time-critical automation applications depends on a clock synchronization scheme used by control systems. Network packet delay variations adversely impact the clock synchronization performance. The impact is significant in industrial sites, where software and hardware resources heavily contribute to delay variations, and where harsh environmental conditions interfere with communication network dynamics. While existing time synchronization methods for IIoT devices, e.g., Simple Network Time Protocol~(SNTP), provide adequate synchronization in good operating conditions, their performance degrades significantly with deteriorating network conditions. To overcome this issue, we propose a scalable, software-based, lightweight clock synchronization method, called CoSiNeT, for IIoT devices that maintains precise synchronization performance in a wide range of operating conditions. We have conducted measurements in local network deployments such as home and a university campus in order to evaluate the proposed algorithm performance. The results show that CoSiNeT matches well with SNTP and state-of-the-art method in good network conditions in terms of accuracy and precision; however, it outperforms them in degrading network scenarios. In our measurements, in fair network conditions, CoSiNeT improves synchronization performance by 23% and 25% compared to SNTP and state-of-the-art method. In the case of poor network conditions, it improves performance by 43% and 26%, respectively.

Keywords
Clock Synchronization, Industrial Automation, Cyber-physical systems, Industrial internet of things, Wireless networks, SNTP, NTP, Round Trip Delay
National Category
Engineering and Technology Computer Systems
Identifiers
urn:nbn:se:mdh:diva-53972 (URN)10.1109/ICPS49255.2021.9468174 (DOI)2-s2.0-85112365768 (Scopus ID)978-1-7281-6207-2 (ISBN)
Conference
IEEE International Conference on Industrial Cyber-Physical Systems ICPS 2021, 10 May 2021, Victoria, Canada
Projects
Future Industrial Networks
Available from: 2021-05-28 Created: 2021-05-28 Last updated: 2023-10-06Bibliographically approved
7. Clock Synchronization in Future Industrial Networks: Applications, Challenges, and Directions
Open this publication in new window or tab >>Clock Synchronization in Future Industrial Networks: Applications, Challenges, and Directions
2020 (English)In: 12th AEIT International Annual Conference, AEIT 2020, Institute of Electrical and Electronics Engineers Inc. , 2020Conference paper, Published paper (Refereed)
Abstract [en]

Time synchronization is essential for the correct and consistent operation of automation systems. An inaccurate analysis being a consequence of improper synchronization, can affect automation functions, e.g., by producing false commands and warnings. Industrial systems are evolving from the rigid automation pyramid to a flexible and reconfigurable architecture due to market evolution. The new trends in Cyber-Physical-Systems (CPS), Industry 4.0, and Internet of Things (IoT) are enabling this evolution. Citing a need to understand the future synchronization requirements, this paper envisions the architecture, communication network, and applications of future automation systems. Built on this vision, the paper derives the future needs of synchronization and analyzes them with state-of-art synchronization means. Based on the analysis, we envision the future of synchronization systems for automation systems.

Place, publisher, year, edition, pages
Institute of Electrical and Electronics Engineers Inc., 2020
Keywords
Cloud robotics, Cyber Physical Systems, Drones, Factory Automation, Industrial Automation, Industrial Networks, NTP, PTP, Smart Grid, Time Synchronization, UAV, Embedded systems, Internet of things, Network architecture, Reconfigurable architectures, Synchronization, Automation functions, Clock Synchronization, Consistent operation, Cyber-physical systems (CPS), Internet of Things (IOT), Synchronization systems, Automation
National Category
Electrical Engineering, Electronic Engineering, Information Engineering
Identifiers
urn:nbn:se:mdh:diva-52864 (URN)10.23919/AEIT50178.2020.9241154 (DOI)2-s2.0-85097154159 (Scopus ID)9788887237474 (ISBN)
Conference
12th AEIT International Annual Conference, AEIT 2020, 23 September 2020 through 25 September 2020
Available from: 2020-12-17 Created: 2020-12-17 Last updated: 2023-10-06Bibliographically approved

Open Access in DiVA

fulltext(4378 kB)142 downloads
File information
File name FULLTEXT02.pdfFile size 4378 kBChecksum SHA-512
13b0d08487ef7eb42b195274e7b4021d7c4478076d3b6f65cf60f679b6cc254b697af7ea35930a5047c065786106eabcf5a5595813f6844cbed596843d7e926d
Type fulltextMimetype application/pdf

Authority records

Gore, Rahul Nandkumar

Search in DiVA

By author/editor
Gore, Rahul Nandkumar
By organisation
Embedded Systems
Computer Sciences

Search outside of DiVA

GoogleGoogle Scholar
Total: 142 downloads
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

isbn
urn-nbn

Altmetric score

isbn
urn-nbn
Total: 1087 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf