https://www.mdu.se/

mdu.sePublications
Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Defender: A Low Overhead and Efficient Fault-Tolerant Mechanism for Reliable on-Chip Router
Univ Engn & Technol Taxila, Comp Engn Dept, Taxila 47040, Pakistan..
Univ Engn & Technol Taxila, Elect Engn Dept, Taxila 47040, Pakistan..
Mälardalen University, School of Innovation, Design and Engineering, Embedded Systems.
2019 (English)In: IEEE Access, E-ISSN 2169-3536, Vol. 7, p. 142843-142854Article in journal (Refereed) Published
Abstract [en]

The ever-shrinking size of a transistor has made Network on Chip (NoC) susceptible to faults. A single error in the NoC can disrupt the entire communication. In this paper, we introduce Defender, a fault-tolerant router architecture, that is capable of tolerating permanent faults in all the parts of the router. We intend to employ structural modifications in baseline router design to achieve fault tolerance. In Defender we provide the fault tolerance to the input ports and routing computation unit by grouping the neighboring ports together. Default winner strategy is used to provide fault resilience to the virtual channel arbiters and switch allocators. Multiple routes are provided to the crossbar to tolerate the faults. Defender provides improved fault tolerance to all stages of routers as compared to the currently prevailing fault tolerant router architectures. Reliability analysis using silicon protection factor (SPF) and Mean Time to Failure (MTTF) metrics confirms that our proposed design Defender is 10.78 times more reliable than baseline unprotected router and then the current state of the art architectures.

Place, publisher, year, edition, pages
IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC , 2019. Vol. 7, p. 142843-142854
Keywords [en]
Circuit faults, Fault tolerance, Fault tolerant systems, Routing, Computer architecture, Switches, Network-on-Chip, router architecture, permanent fault tolerance, silicon protection factor, mean time to failure
National Category
Electrical Engineering, Electronic Engineering, Information Engineering
Identifiers
URN: urn:nbn:se:mdh:diva-46346DOI: 10.1109/ACCESS.2019.2944490ISI: 000497156000218Scopus ID: 2-s2.0-85077807614OAI: oai:DiVA.org:mdh-46346DiVA, id: diva2:1378056
Available from: 2019-12-13 Created: 2019-12-13 Last updated: 2020-01-23Bibliographically approved

Open Access in DiVA

No full text in DiVA

Other links

Publisher's full textScopus

Authority records

Daneshtalab, Masoud

Search in DiVA

By author/editor
Daneshtalab, Masoud
By organisation
Embedded Systems
In the same journal
IEEE Access
Electrical Engineering, Electronic Engineering, Information Engineering

Search outside of DiVA

GoogleGoogle Scholar

doi
urn-nbn

Altmetric score

doi
urn-nbn
Total: 92 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf