mdh.sePublikationer
Ändra sökning
RefereraExporteraLänk till posten
Permanent länk

Direktlänk
Referera
Referensformat
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Annat format
Fler format
Språk
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Annat språk
Fler språk
Utmatningsformat
  • html
  • text
  • asciidoc
  • rtf
Incorporating implementation overheads in the analysis for the flexible spin-lock model
Tech Univ Eindhoven, Eindhoven, Netherlands.
Mälardalens högskola, Akademin för innovation, design och teknik, Inbyggda system.ORCID-id: 0000-0002-0474-2904
Evidence Srl, Pisa, Italy.
Mälardalens högskola, Akademin för innovation, design och teknik, Inbyggda system.ORCID-id: 0000-0002-1687-930X
Visa övriga samt affilieringar
2017 (Engelska)Ingår i: IECON 2017 - 43RD ANNUAL CONFERENCE OF THE IEEE INDUSTRIAL ELECTRONICS SOCIETY, 2017, s. 411-8418Konferensbidrag, Publicerat paper (Refereegranskat)
Abstract [en]

The flexible spin-lock model (FSLM) unifies suspension-based and spin-based resource sharing protocols for partitioned fixed-priority preemptive scheduling based real-time multiprocessor platforms. Recent work has been done in defining the protocol for FSLM and providing a schedulability analysis without accounting for the implementation overheads. In this paper, we extend the analysis for FSLM with implementation overheads. Utilizing an initial implementation of FSLM in the OSEK/VDX-compliant Erika Enterprise RTOS on an Altera Nios II platform using 4 soft-core processors, we present an improved implementation. Given the design of the implementation, the overheads are characterized and incorporated in specific terms of the existing analysis. The paper also supplements the analysis with measurement results, enabling an analytical comparison of FSLM with the natively provided multiprocessor stack resource policy (MSRP), which may serve as a guideline for the choice of FSLM or MSRP for a specific application.

Ort, förlag, år, upplaga, sidor
2017. s. 411-8418
Serie
IEEE Industrial Electronics Society
Nationell ämneskategori
Datorsystem
Identifikatorer
URN: urn:nbn:se:mdh:diva-37057DOI: 10.1109/IECON.2017.8217477ISI: 000427164808044Scopus ID: 2-s2.0-85046623624ISBN: 978-1-5386-1127-2 (tryckt)OAI: oai:DiVA.org:mdh-37057DiVA, id: diva2:1155254
Konferens
43rd Annual Conference of the IEEE Industrial Electronics Society IECON 2017, 30 Oct 2017, Beijing, China
Projekt
PRESS - Predictable Embedded Software SystemsDPAC - Dependable Platforms for Autonomous systems and ControlTillgänglig från: 2017-11-07 Skapad: 2017-11-07 Senast uppdaterad: 2018-05-24Bibliografiskt granskad

Open Access i DiVA

Fulltext saknas i DiVA

Övriga länkar

Förlagets fulltextScopus

Personposter BETA

Afshar, Sara ZargariBehnam, MorisJ. Bril, Reinder

Sök vidare i DiVA

Av författaren/redaktören
Afshar, Sara ZargariBehnam, MorisJ. Bril, Reinder
Av organisationen
Inbyggda system
Datorsystem

Sök vidare utanför DiVA

GoogleGoogle Scholar

doi
isbn
urn-nbn

Altmetricpoäng

doi
isbn
urn-nbn
Totalt: 101 träffar
RefereraExporteraLänk till posten
Permanent länk

Direktlänk
Referera
Referensformat
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Annat format
Fler format
Språk
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Annat språk
Fler språk
Utmatningsformat
  • html
  • text
  • asciidoc
  • rtf