mdh.sePublikasjoner
Endre søk
RefereraExporteraLink to record
Permanent link

Direct link
Referera
Referensformat
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Annet format
Fler format
Språk
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Annet språk
Fler språk
Utmatningsformat
  • html
  • text
  • asciidoc
  • rtf
The Design and Implementation of a Simulator for Switched Ethernet Networks
Mälardalens högskola, Akademin för innovation, design och teknik. (IS)ORCID-id: 0000-0003-3469-1834
Mälardalens högskola, Akademin för innovation, design och teknik. (IS)ORCID-id: 0000-0002-1687-930X
Mälardalens högskola, Akademin för innovation, design och teknik. (IS)ORCID-id: 0000-0001-6132-7945
2012 (engelsk)Inngår i: 3rd International Workshop on Analysis Tools andMethodologies for Embeddedand Real-time Systems / [ed] Tommaso Cucinotta and Giuseppe Lipari, 2012, s. 57-62Konferansepaper, Publicerat paper (Fagfellevurdert)
Abstract [en]

In the context of Switched Ethernet, the Flexible Time-Triggered Switched Ethernet protocol (FTT-SE) was proposed to overcome the limitations and related problems of using COTS switches in real-time networks, such as overflow of switch queues due to uncontrolled arrival of packets. Although the FTT-SE protocol has been validated by several experiments on real applications, evaluation of different architectures as well as evaluation of large scale networks is not straightforward. Therefore, a simulator to evaluate different network architectures based on the FTT-SE protocol is useful. In this paper we present such a simulator. We address the extended FTT-SE protocol using multiple switches and we present a modular simulator based on Simulink/Matlab to visualize message transmissions and to evaluate end-to-end delay bounds of messages.

sted, utgiver, år, opplag, sider
2012. s. 57-62
HSV kategori
Identifikatorer
URN: urn:nbn:se:mdh:diva-17292OAI: oai:DiVA.org:mdh-17292DiVA, id: diva2:579623
Konferanse
3rd International Workshop on Analysis Tools and Methodologies for Embedded and Real-time Systems (WATERS'12), July, 10th 2012, Pisa, Italy
Tilgjengelig fra: 2012-12-20 Laget: 2012-12-20 Sist oppdatert: 2013-12-03bibliografisk kontrollert

Open Access i DiVA

Fulltekst mangler i DiVA

Andre lenker

http://retis.sssup.it/waters2012/waters2012.pdf

Personposter BETA

Ashjaei, MohammadBehnam, MorisNolte, Thomas

Søk i DiVA

Av forfatter/redaktør
Ashjaei, MohammadBehnam, MorisNolte, Thomas
Av organisasjonen

Søk utenfor DiVA

GoogleGoogle Scholar

urn-nbn

Altmetric

urn-nbn
Totalt: 85 treff
RefereraExporteraLink to record
Permanent link

Direct link
Referera
Referensformat
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Annet format
Fler format
Språk
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Annet språk
Fler språk
Utmatningsformat
  • html
  • text
  • asciidoc
  • rtf